

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.		
10/614,354	07/07/2003	Thomas J. Sonderman	2000.100800	7900		
23720	7590 03/31/2006		EXAMINER			
WILLIAMS, MORGAN & AMERSON 10333 RICHMOND, SUITE 1100			NGUYEN,	NGUYEN, KHIEM D		
HOUSTON,			ART UNIT	PAPER NUMBER		
,			2823	2823		
•			DATE MAILED: 03/31/2006			

Please find below and/or attached an Office communication concerning this application or proceeding.

		Application No.		Applicant(s)			
		10/614,354		SONDERMAN ET AL.			
Offic	e Action Summary	Examiner		Art Unit			
	•	Khiem D. Nguy	en	2823			
The MA Period for Reply	ILING DATE of this communication app	pears on the cov	er sheet with the c	orrespondence ad	idress		
WHICHEVER - Extensions of time after SIX (6) MON - If NO period for re - Failure to reply wit Any reply received	D STATUTORY PERIOD FOR REPLY IS LONGER, FROM THE MAILING DATE may be available under the provisions of 37 CFR 1.1 THS from the mailing date of this communication. Ply is specified above, the maximum statutory period whin the set or extended period for reply will, by statute I by the Office later than three months after the mailing an adjustment. See 37 CFR 1.704(b).	ATE OF THIS C 36(a). In no event, how will apply and will expire, cause the application	OMMUNICATION wever, may a reply be time SIX (6) MONTHS from to become ABANDONE	l. ely filed the mailing date of this c D (35 U.S.C. § 133).			
Status	·						
1)⊠ Respons	ive to communication(s) filed on 17 Ja	anuary 2006.	•				
2a) This action	on is FINAL . 2b) ☐ This	action is non-fi	nal.	•			
3)☐ Since thi	s application is in condition for allowar	nce except for fo	ormal matters, pro	secution as to the	e merits is		
closed in	accordance with the practice under E	Ex parte Quayle,	1935 C.D. 11, 45	3 O.G. 213.	•		
Disposition of Cla	nims		•				
4) Claim(s)	1,3,6-9,11-15,21 and 22 is/are pending	ng in the applica	tion.				
4a) Of the above claim(s) is/are withdrawn from consideration.							
5) Claim(s)	is/are allowed.			•			
	1,3,6-9,11-15,21 and 22 is/are rejected	ed.	·				
7) Claim(s)	is/are objected to.				:		
8) Claim(s)	are subject to restriction and/o	r election require	ement.				
Application Paper	· ·s	·					
9) The speci	fication is objected to by the Examine	ır.		٤			
	ing(s) filed on <u>07 July 2003</u> is/are: a)[•	o) objected to b	v the Examiner.			
	may not request that any objection to the						
•	ent drawing sheet(s) including the correct	•	-		FR 1.121(d).		
	or declaration is objected to by the Ex				,		
Priority under 35	U.S.C. § 119				:		
<u> </u>	dgment is made of a claim for foreign	priority under 3	5119C & 110(a).	(d) or (f)	-		
	Some * c) None of:	priority under 5	0.0.0. § 119(a)	·(u) Or (1).			
<u> </u>	rtified copies of the priority documents	s have been rec	eived				
	rtified copies of the priority documents			on No.			
	pies of the certified copies of the prior		• •		Stage		
	plication from the International Bureaເ	•					
	tached detailed Office action for a list		• • •	d.			
·		•			•		
Attachment(s)							
1) Notice of Referen	·	4)	Interview Summary (•			
	erson's Patent Drawing Review (PTO-948)	٠. ٢.	Paper No(s)/Mail Dat Notice of Informal Pa		.;)_152\		
Paper No(s)/Mail	Date		Other:		. :		
U.S. Patent and Trademark Office PTOL-326 (Rev. 7-05)	Office Ac	tion Summary		art of Paper No./Mail	Date 032406		

Art Unit: 2823

DETAILED ACTION

Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

Claims 1, 3, 6-9, 11-15, and 21-22 are rejected under 35 U.S.C. 102(b) as being anticipated by Fang et al. (U.S. Patent 6,133,746).

In re claims 1 and 9, <u>Fang</u> discloses a method, comprising: performing at least one electrical test 102 on at least one flash memory device (col. 1, lines 35-48) to determine a duration of a programming cycle 104 performed on the flash memory device;




FIG. 1

Art Unit: 2823

determining at least one parameter 106 of at least one process operation to be performed to form at least one gate insulation layer 108 on a subsequently formed flash memory device based upon the determined duration of the programming cycle (col. 3, line 66 to col. 4, line 35 and FIG. 1); and

performing the at least one process operation comprised of the determined at least one parameter to form at least one gate insulation layer 108 on the subsequently formed flash memory device (col. 4, line 36 to col. 5, line 21 and FIG. 1).

In re claims 3 and 11, <u>Fang</u> discloses that performing the at least one electrical test on the at least one flash device further comprises performing the at least one electrical test on the at least one flash memory device to determine at least one of a breakdown voltage, a threshold voltage, a state charge, an interface charge, a trapped charge, a surface charge, and an erase cycle time (col. 3, line 66 to col. 4, line 35).

In re claims 6 and 13, the technique of performing the at least one process operation comprised at least one of a deposition process and a thermal growth process to form the at least one gate insulation layer on the subsequently formed semiconductor device using a new thickness recipe upon obtaining a new parameter is well-known to one of ordinary skill in the art at the time of the invention was made.

In re claims 7 and 14, **Fang** discloses that at least one parameter is comprised of at least one of a temperature, a pressure, a duration, a process gas flow rate, a process gas composition, a liquid flow rate, a liquid composition, and a power level setting (col. 3, line 66 to col. 4, line 35).

Art Unit: 2823

In re claims 8 and 15, <u>Fang</u> discloses that the gate insulation layer is comprised of at least one of silicon dioxide and silicon nitride (col. 5, lines 10-21).

In re claim 12, **Fang** discloses that the semiconductor device is comprised of a memory device that is comprised of a gate insulation layer, a floating gate layer positioned above the gate insulation layer, an intermediate insulation layer positioned above the floating gate layer, and a control gate layer positioned above the intermediate insulation layer (col. 1, lines 11-21).

In re claims 21 and 22, <u>Fang</u> discloses a method, comprising: performing at least one electrical test 102 on at least one memory device (col. 1, lines 35-48) to determine a duration of a programming cycle 104 performed on the memory devices;




FIG. 1

determining at least one parameter 106 of at least one process operation to be performed to form at least one gate insulation layer 108 on a subsequently formed

Art Unit: 2823

memory device based upon the determined duration of the programming cycle (col. 3, line 66 to col. 4, line 35 and FIG. 1); and

performing the at least one process operation comprised of the determined at least one parameter to form 108 at least one gate insulation layer on the subsequently formed memory device (col. 4, line 35 to col. 5, line 21).

Response to Applicants' Amendment and Arguments

Applicant's arguments filed January 17th, 2006 have been fully considered but they are not persuasive.

Applicants contend that there reference Fang et al. (U.S. Patent 6,133,746) herein known as Fang does not teach or suggest the disclosure of "determining at least one parameter of at least one process operation to be performed to form at least one gate insulation layer on a subsequently formed flash memory device based upon said determined duration of said programming cycle".

In response to Applicants' contention that Fang does not teach or suggest the disclosure of "determining at least one parameter of at least one process operation to be performed to form at least one gate insulation layer on a subsequently formed flash memory device based upon said determined duration of said programming cycle", Examiner respectfully disagrees. Applicants are directed to (col. 1, lines 21-34) where Fang disclosed that selected cells are programmed to a higher threshold voltage by applying a high voltage, such as 18V-23V, for a period of time, such as about 200 µs, to the word lines of the selected cells. Thus, Fang inherently disclosed performing at least one electrical test (threshold voltage) on at least one flash memory device (EEPROMs)

Art Unit: 2823

(col. 1, lines 11-21) to determine a duration of a programming cycle performed on the flash memory device; and determining at least one parameter (duration) of at least one process operation to be performed to form at least one reliable gate insulation layer on a subsequently formed flash memory device based upon the determined duration of the programming cycle (col. 4, line 36 to col. 5, line 21).

For this reason, Examiner holds the rejection proper.

Conclusion

THIS ACTION IS MADE FINAL. Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Khiem D. Nguyen whose telephone number is (571) 272-1865. The examiner can normally be reached on Monday-Friday (8:30 AM - 5:30 PM).

Art Unit: 2823

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Matthew S. Smith can be reached on (571) 272-1907. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

K.N. March 24th, 2006

> W. DAVID COLEMAN PRIMARY EXAMINER